



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/719,892	11/21/2003	David W. Nippa	OPI 0004 PA/41004.11	1439

23368 7590 12/18/2006

DINSMORE & SHOHL LLP
ONE DAYTON CENTRE, ONE SOUTH MAIN STREET
SUITE 1300
DAYTON, OH 45402-2023

EXAMINER

RAHLL, JERRY T

ART UNIT	PAPER NUMBER
----------	--------------

2874

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	12/18/2006	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary

Application No.

10/719,892

Applicant(s)

NIPPA ET AL.

Examiner

Jerry T. Rahl

Art Unit

2874

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication; even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 14 September 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 61-120 is/are pending in the application.
- 4a) Of the above claim(s) 68-73 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 61-67 and 74-120 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 21 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
3. **Claims 63-66, 105, 106, 108, and 117-119 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,711,308 to Erben et al.**
4. Regarding Claim 63, Erben et al. describes a method of fabricating an integrated optical device including providing a support wafer (32), forming an electrode pattern (44) on the support wafer to define two electrically isolated control electrodes, forming a non-polymeric buffer layer (38, Column 6 Lines 30-33) on the electrode pattern and support wafer, forming a waveguide core material (48) over the buffer layer with a pair of cladding containment regions (sides of 50, 52) long the sides of the core in a direction parallel to the longitudinal dimension of the core and positioning a cladding material (36) within the cladding containment regions in optical

Art Unit: 2874

communication with the core to define an optically clad waveguide core, where an electrically insulative barrier (38) layer is formed over the control electrodes prior to positioning the cladding, and where a control signal applied to the electrodes alters a transmission characteristic (see Column 5 Lines 23-47) of an optical signal traveling along the waveguide core (see Figures 2-3 and Columns 4-6). Erben et al. does not specifically describe removing portions of the core material layer to define the waveguide core (50, 52). Erben et al. is silent on the method of forming the waveguide core structure. However, removal of core material from a layer is a well-known method of forming cores, such as that described by Erben et al. Therefore, it would have been obvious to one of ordinary skill in the art to remove some of the core material to form the cores described by Erben et al. The motivation for doing so would have been to create the desired shape of the waveguides using known methods such as milling or etching.

5. Regarding Claim 64, Erben et al. describes the insulative barrier formed on the electrodes as a layer of silica (see Column 6 Lines 30-33).

6. Regarding Claim 65, Erben et al. describes the buffer layer formed over the electrodes to form the electrically insulative barrier (see Figure 2).

7. Regarding Claim 66, Erben et al. describes the electrodes (44) formed co-planar (see Figure 2).

8. Regarding Claim 105, Erben et al. describes a method of fabricating an integrated optical device including providing a support wafer (32), forming an electrode pattern (44) on the support wafer, forming a non-polymeric buffer layer (38, Column 6 Lines 30-33) on the electrode pattern and support wafer, forming a waveguide core material (48) over the buffer layer with a pair of cladding containment regions (sides of 50, 52) long the sides of the core in a direction parallel to

Art Unit: 2874

the longitudinal dimension of the core, and positioning a cladding material (36) within the cladding containment regions and in optical communication with the core to define an optically clad waveguide core while a poling voltage is applied across the electrode pattern (the Examiner notes that the poling voltage may be zero), where a control signal applied to the electrodes alters a transmission characteristic (see Column 5 Lines 23-47) of an optical signal traveling along the waveguide core (see Figures 2-3 and Columns 4-6). Erben et al. does not specifically describe removing portions of the ore material layer to define the waveguide core (50, 52). Erben et al. is silent on the method of forming the waveguide core structure. However, removal of core material from a layer is a well-known method of forming cores, such as that described by Erben et al. Therefore, it would have been obvious to one of ordinary skill in the art to remove some of the core material to form the cores described by Erben et al. The motivation for doing so would have been to create the desired shape of the waveguides using known methods such as milling or etching.

9. Regarding Claim 106, while Erben et al. does not specifically point out that the voltage is maintained during the curing, cross-linking, or thermo-setting of the cladding material, a the polymer nature of the cladding material would inherently have such a curing, cross-linking, or thermo-setting step involved in its production.

10. Regarding Claim 108, Erben et al. describes the formation of an electrically insulative barrier layer (38) formed over the electrode pattern.

11. Regarding Claim 117, Erben et al. describes a method of fabricating an integrated optical device including providing a support wafer (32), forming an electrode pattern (44) on the support wafer, forming a non-polymeric buffer layer (38, Column 6 Lines 30-33) on the electrode pattern

and support wafer, forming a waveguide core material (48) over the buffer layer having a pair of cladding containment regions (sides of 50, 52) extending along opposite sides of the waveguide core, and positioning a cladding material (36) within the cladding containment regions and in optical communication with the core to define an optically clad waveguide core while a poling voltage is applied across the electrode pattern (the Examiner notes that the poling voltage may be zero), where a control signal applied to the electrodes alters a transmission characteristic (see Column 5 Lines 23-47) of an optical signal traveling along the waveguide core (see Figures 2-3 and Columns 4-6). Erben et al. does not specifically describe removing portions of the core material layer to define the waveguide core (50, 52). Erben et al. is silent on the method of forming the waveguide core structure. However, removal of core material from a layer is a well-known method of forming cores, such as that described by Erben et al. Therefore, it would have been obvious to one of ordinary skill in the art to remove some of the core material to form the cores described by Erben et al. The motivation for doing so would have been to create the desired shape of the waveguides using known methods such as milling or etching.

12. Regarding Claim 118, Erben et al. describes the cladding material positioned within the cladding containment regions to place the cladding material in optical communication with the core.

13. Regarding Claim 119, Erben et al. describes a method of fabricating an integrated optical device including providing a support wafer (32), forming an electrode pattern (44) on the support wafer, forming a buffer layer (38, Column 6 Lines 30-33) on the electrode pattern and support wafer, forming a waveguide core (40) over the buffer layer and a pair of cladding containment regions (sides of 50, 52), and positioning a cladding material (36) between the cladding

Art Unit: 2874

containment regions and in optical communication with the core to define an optically clad waveguide core while a poling voltage is applied across the electrode pattern (the Examiner notes that the poling voltage may be zero), where a control signal applied to the electrodes alters a transmission characteristic (see Column 5 Lines 23-47) of an optical signal traveling along the waveguide core (see Figures 2-3 and Columns 4-6). Erben et al. does not specifically describe the formation of the buffer layer via a sol-gel process. However, sol-gel processes are all well-known methods of forming a silica substrate, as described by Erben et al. Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use a sol-gel process to form the buffer layer of Erben et al. The motivation for doing so would have been to produce the described device in an accurate and efficient manner.

14. Claims 61, 62, 67, 74-96, 100-104, 109-116, and 120 are rejected under 35 U.S.C. 103(a) as being unpatentable over Erben et al. in view of US Patent No. 5,857,039 to Bosc.

15. Regarding Claim 61, Erben et al. describes a method of fabricating an integrated optical device including providing a support wafer (32), forming an electrode pattern (44) on the support wafer, forming a non-polymeric buffer layer (38, Column 6 Lines 30-33) on the electrode pattern and support wafer, forming a waveguide core material (48) over the buffer layer with a pair of cladding containment regions (sides of 50, 52) long the sides of the core in a direction parallel to the longitudinal dimension of the core, and positioning a cladding material (36) within the cladding containment regions in optical communication with the core to define an optically clad waveguide core, where a control signal applied to the electrodes alters a transmission characteristic (see Column 5 Lines 23-47) of an optical signal traveling along the waveguide core

(see Figures 2-3 and Columns 4-6). Erben et al. does not specifically describe the core material as a non-polymeric, silica-based waveguide core material or removing portions of the core material layer to define the waveguide core (50, 52). Bosc et al. describes a method of making an integrated optical device including providing a support wafer (22), forming an electrode pattern (32), forming a non-polymeric buffer layer (24) on the electrode pattern and support wafer, forming a non-polymeric, silica-based waveguide core material layer (25) over the buffer layer, removing portions of the core material layer (see Column 7, Lines 47-54) to define a non-polymeric waveguide core (26, 28), and positioning a cladding material (30) in optical communication with the core to define an optically clad waveguide core, where a control signal applied to the electrodes alters a transmission characteristic (see Column 6 Lines 6-16) of an optical signal traveling along the waveguide core. At the time of the invention it would have been obvious to one of ordinary skill in the art to use the core formation materials and method of Bosc et al. in the method of Erben et al. The motivation for doing so would have been to make the device compatible with an optical fiber transmitting optical energy (see Bosc et al. at Column 4 Lines 64-66).

16. The device of Claim 120 is an embodiment of the above-discussed method of Claim 61.

17. Regarding Claim 62, Erben et al. describes the electrode pattern, buffer layer and core formed such that the electrode pattern is embedded in the device beneath the waveguide core (see Figure 2).

18. Regarding Claim 67, Erben et al. describes the electrode pattern defining two isolated control electrodes (44) and the core positioned in a plane offset and parallel to the plane of the control electrodes (see Figure 2).

Art Unit: 2874

19. Regarding Claims 74 and 76, Erben et al. describes the electrode pattern including gold (see Column 5 Lines 23-24), which has a melting point greater than 1500°C).

20. Regarding Claim 75, Bosc et al. describe the electrodes as including chromium (see Column 7 Line 67). At the time of invention, it would have been obvious to one of ordinary skill in the art to use such well-known materials in the electrodes of Erben et al. The motivation for doing so would have been to utilize the structural properties of chromium.

21. Regarding Claim 77, neither Erben et al. nor Bosc et al. specifically describe the electrode pattern including a first conductive layer with increased adhesive properties and a second conductive layer with increased conductive properties. However, such electrode structures are well-known in the art. Therefore, at the time of invention it would have been obvious to one of ordinary skill in the art to use such a two-layer electrode structure. The motivation for doing so would have been to maximize structural and conductive properties of the electrode.

22. Regarding Claim 78, Erben et al. describes the buffer layer (38) formed on both the electrode pattern and support wafer (see Figure 2).

23. Regarding Claims 79-84, Erben et al. does not specifically describe the formation of the buffer layer via the methods outlined on the present claims. However, these methods are all well-known methods of forming a silica substrate, as described by Erben et al. Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use any well-known method to form the silica substrate of Erben et al. The motivation for doing so would have been to produce the described device in an accurate and efficient manner.

Art Unit: 2874

24. Regarding Claim 85, Erben et al. describes the buffer layer ad silica-based (see Column 6 Lines 30-33).

25. Regarding Claim 86, Erben et al. does not specifically describe the step of removing portions of the buffer layer. However, it is well-known in the art to remove material from silica substrates via polishing. At the time of the invention, it would have been obvious to one of ordinary skill in the art to remove material form the buffer layer of Erben et al. via polishing. The motivation for doing so would have been to prepare the upper surface for forming additional layers on that surface.

26. Regarding Claim 87, Erben et al. describes the buffer layer (38) formed of silica (see Column 6, Line 32). Further, Bosc et al. describes the core having a refractive index higher than silica (see Column 4 Lines 18-19). Therefore, the buffer layer of Erben et al. has a refractive index lower than the refractive index of the core material of the combined device.

27. Regarding Claim 88, Erben et al. describes the buffer layer material having a refractive index of about 1.450 (see Column 6 Line 35).

28. Regarding Claim 89, Erben et al. describes the buffer layer (38) formed of silica (see Column 6, Line 32). Silica is transmissive of light at 1.3 μ m and 1.5 μ m.

29. Regarding Claim 90, Erben et al. describes the buffer layer (38) formed of silica (see Column 6, Line 32). Silica is an electrically insulating, non-metallic material.

30. Regarding Claim 91, Bosc et al. describes the core layer material made from silica or doped silica (see Column 4 Lines 63-64).

31. Regarding Claims 92, Bosc et al. does not specifically describe the formation of the core layer via sol-gel process. Sol-gel processes are well-known methods of forming a silica

Art Unit: 2874

structures. Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to a sol-gel process to form the silica waveguide layer of Bosc et al. The motivation for doing so would have been to produce the described device in an accurate and efficient manner.

32. Regarding Claim 93, Bosc et al. describes the core layer material having a refractive index of 1.4510 (Column 6 Line 52) and 1.4520 (Column 4 Line 18).

33. Regarding Claim 94, Bosc et al. describes the portions of core layer removed via reactive ion etching (see Column 7 Line 53).

34. Regarding Claim 95, Bosc et al. describes the waveguide core formed by patterning the core material layer utilizing a waveguide mask (see Column 7 Lines 47-53).

35. Regarding Claim 96, Erben et al. describes the cladding material comprising an electro optic medium (see Column 5 Line 19-Column 6 Line 49).

36. Regarding Claims 100-104, Erben et al. does not specifically describe the formation of the cladding via the methods outlined on the present claims. However, these methods are all well-known methods of forming a polymer structure, as described by Erben et al. Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use any well-known method to form the polymer cladding of Erben et al. The motivation for doing so would have been to produce the described device in an accurate and efficient manner.

37. Regarding Claim 109, Erben et al. describes the cladding material having a thickness at least as large as the thickness defined by the core material layer (see Figure 2).

Art Unit: 2874

38. Regarding Claim 110, Erben et al. describes further portions of the core material layer and buffer layer removed to define a pair of contact regions on the electrode pattern (See Figure 7).

39. Regarding Claim 111, Erben et al. does not specifically describe the contact regions treated with hydrofluoric acid to remove residual material. However, such use of hydrofluoric acid is well-known in the art. At the time of the invention, it would have been obvious to one of ordinary skill in the art to use hydrofluoric acid on the device of Erben et al. The motivation for doing so would have been to ensure proper electrical connection at the contact regions.

40. Regarding Claims 112 and 113, Erben et al. does not specifically describe the step of removing portions of the buffer layer. However, it is well-known in the art to remove material from silica substrates via polishing. At the time of the invention, it would have been obvious to one of ordinary skill in the art to remove material from the buffer layer of Erben et al. via polishing. The motivation for doing so would have been to prepare the upper surface for forming additional layers on that surface. The upper surface of the buffer layer defines a core material containment region (see Figure 2).

41. Regarding Claims 114 and 116, Bosc et al. describes the waveguide core material formed within the core material confinement region defined by the buffer layer (region along entire width of buffer layer; see Figures 3, 4A-4C, and 6D).

42. Regarding Claim 115, Bosc et al. describes the waveguide core material extending beyond the core material confinement region defined by the buffer layer (region only at core sections with material outside the core sections see Figures 6C-6D).

43. Claims 97 and 107 are rejected under 35 U.S.C. 103(a) as being unpatentable over Erben et al. as applied to Claims 66 and 105 above, and further in view of US Patent No. 5,093,883 to Yoon et al.

44. Regarding Claims 97 and 107, Erben does not specifically describe the cladding material comprising an electro-optic chromophore. Yoon et al. describes electro-optic chromophore materials (see Column 6 Lines 40-45). At the time of the invention, it would have been obvious to one of ordinary skill in the art to use the chromophore material of Yoon et al. in the cladding of Erben et al. The motivation for doing so would have been to allow more precise control of optical characteristics via electrical control signals.

45. Claim 98 is rejected under 35 U.S.C. 103(a) as being unpatentable over Erben et al. as applied to Claims 96 above, and further in view of US Patent No. 5,093,883 to Yoon et al.

46. Erben does not specifically describe the cladding material dominated by the Pockels effect. Yoon et al. describes electro-optic material dominated by the Pockels effect (see Column 5 Line 58). At the time of the invention, it would have been obvious to one of ordinary skill in the art to use the material of Yoon et al. in the cladding of Erben et al. The motivation for doing so would have been to allow more precise control of optical characteristics via electrical control signals.

47. Claim 99 is rejected under 35 U.S.C. 103(a) as being unpatentable over Erben et al. as applied to Claims 96 above, and further in view of US Patent No. 6,693,736 to Yoshimura et al.

48. Erben does not specifically describe the cladding material dominated by the Kerr effect. Yoshimura et al. describes electro-optic material dominated by the Kerr effect (see Column 34 Lines 53-56). At the time of the invention, it would have been obvious to one of ordinary skill in

Art Unit: 2874

the art to use the material of Yoshimura et al. in the cladding of Erben et al. The motivation for doing so would have been to allow more precise control of optical characteristics via electrical control signals.

Response to Arguments

49. Applicant's arguments filed September 14, 2006 have been fully considered but they are not persuasive. Applicant asserts that the prior art cited by the examiner does not describe positioning a cladding material within at least a substantial portion of a pair of cladding containment regions. The examiner notes to paragraph 13 of the Office Action mailed June 15, 2006 discusses cladding containment regions with respect to Claim 117 as originally presented. By way of further explanation, Figure 2 of Erben et al. shows cladding containment regions. Specifically, the right side of ridge 50 and the left side of ridge 52 define "containment regions" defining and containing an edge of the cladding material.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,


Art Unit: 2874

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jerry T. RahlI whose telephone number is (571) 272-2356. The examiner can normally be reached on M-Th (8:30-5:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rodney Bovernick can be reached on (571) 272-2344. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



Jerry T RahlI



MICHELLE CONNELLY-CUSHWA
PRIMARY EXAMINER
12/11/06